library verilog;
use verilog.vl_types.all;
entity decoder_3_8 is
    port(
        s               : in     vl_logic_vector(2 downto 0);
        decoder_out     : out    vl_logic_vector(7 downto 0)
    );
end decoder_3_8;
